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Location of Processor Allocator and Job Scheduler
and Its Impact on CMP Performance
Dawid Zydek, Grzegorz Chmaj, Alaa Shawky, and Henry Selvaraj

Abstract—High Performance Computing (HPC) architectures
are being developed continually with an aim of achieving exascale
capability by 2020. Processors that are being developed and used
as nodes in HPC systems are Chip Multiprocessors (CMPs) with
a number of cores. In this paper, we continue our effort towards
a better processor allocation process. The Processor Allocator
(PA) and Job Scheduler (JS) proposed and implemented in our
previous works are explored in the context of its best location on
the chip. We propose a system, where all locations on a chip can
be analyzed, considering energy used by Network-on-Chip (NoC),
PA and JS, and processing elements. We present energy models
for the researched CMP components, mathematical model of
the system, and experimentation system. Based on experimental
results, proper placement of PA and JS on a chip can provide
up to 45% NoC energy savings.
Keywords—CMP, PA, JS, energy, assignment.

Fig. 1. Tiled CMP (4 × 4 2D-mesh) with integrated a job scheduler and
processor allocator.

I. I NTRODUCTION

C

HIP MULTIPROCESSOR (CMP) is a single computing
unit with two or more Processing Elements (PEs) called
cores. The cores are integrated on a single die. It delivers
better latency and bandwidth performance, but such aspects as
energy and area become crucial. Since their first appearance in
2005, CMPs have evolved from 2-core architectures to 32-core
processors that are available in the market today [1]. Moreover,
current technology allows designing CMPs with many more
cores, e.g. Intel Teraflop (80 cores) or TILE-Gx (100 cores).
Multicore CMPs are characterized by tiled architecture,
where area of a chip is divided into tiles (Fig. 1). Besides PE
and cache memory, each tile contains networking interface and
router (R) that ensures communication among PEs. Routers are
connected by physical channels implemented across a chip that
forms Network-on-Chip (NoC) [2].
NoCs and PEs are subjects of intense research [2]–[4].
Among several NoC architectures, NoCs with low-dimensional
topologies represent higher throughput and lower latency in
comparison to high-dimensional networks. It favors topologies
like 2D-Mesh and 2D-Torus. Both topologies match very
closely with the physical layout of the die and contain many
redundant paths, that makes them very attractive for current
and future CMPs [5], [6]. In this paper, these two NoC
topologies are considered.
Design of the NoC and the architecture of PEs have significant impact on CMP performance. However, even with the
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best organized CMP, poor utilization of many available cores
may lead to efficiency degradation. Thus, effective use of cores
available on a CMP is also an important factor. On-chip PEs
can be used to run a single-task job or they can serve to
execute multi-task job where all tasks may be done in parallel
using many PEs (parallel processing). The efficient use of the
PEs in a CMP is supervised by the processor management
system, which contains two components: Processor Allocator
(PA) and Job Scheduler (JS). The JS is responsible for job
scheduling the selection of the job to be executed next. In this
paper as job scheduling policy we consider the FCFS (First
Come First Served) fashion. The PA is in charge of processor
allocation selecting a set of PEs required for a given job.
The processor allocation has to be fast enough to meet high
performance offered by CMPs. This led to the idea of hardware
implementation of PA and JS, and integrating them together
with PEs on one die (Fig. 1) [7].
Internal hardware design of PAs may vary based on processor allocation technique and algorithm used [7], [8]. There are
two major categories of processor allocation: contiguous and
non-contiguous. In non-contiguous approach, tasks of job can
be executed on multiple disjoint smaller subgrids. The PEs
handling the tasks do not have to be physically adjacent. In
contiguous allocation strategy, the PEs allocated to job are
physically adjacent and have the same topology like NoC.
In this paper we use contiguous processor allocation strategy
since it is more effective for CMPs [7], [9].
A lot of research has been done to increase the efficiency
of NoC-based CMPs with processor allocator system. NoCs
have been studied in [2], [3], [10]–[12]. Processor allocation
algorithms are discussed in [7], [8], [13], [14]. A hardware
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implementation of PA and JS is described in [7]. For the
proposed CMP with embedded PA and JS, an energy model
is described in [15] and the performance is evaluated in [9].
In this paper, we present the problem of PA and JS location
on the chip and its impact on the NoC and performance of the
allocation process. We consider many locations across the chip
and for each location the energy and traffic balance results are
examined and compared. As a simulation environment, we use
the system described in [9]. Some example implementations
of this kind of systems are shown in [16]–[18]. Simulated
configurations are presented and described, together with their
results.
The rest of the paper is organized as follows: Section II
describes the presented problem. Experimentation system and
examples of experiments are shown and discussed in Section
III, while closing remarks are in Section IV.

II. P ROBLEM D ESCRIPTION
In CMPs, PEs and on-chip network are significantly closer
than in off-chip multiprocessor system. It ensures better latency and bandwidth performance, but such properties like
power, area and cost restrictions deserve closer attention. All
components of the chip have impact on its properties, thus
PEs, PA with JS, and NoC need to be carefully designed and
implemented. A physical layout of the considered CMP is
presented in Fig. 1. A detailed description can be found in
[7]. The chip area is divided into tiles, that ensures scalability
and effective use of resources available on the chip. Each tile
contains networking elements (router, networking interface,
network channels) and PEs (processor, cache memory, etc.).
Communication among tiles is executed by sending messages
over the NoC using routers. We consider a homogenous
architecture, where hardware design and computational power
of all PEs in CMP are the same. One of the tiles available on
a chip does not contain a PE – it has a hardware version of
PA and JS. Both PA and JS support the efficient utilization of
PEs in the CMP.
CMPs are designed to process jobs in the most efficient
and fast way. In our system, a job may contain one or many
tasks that are adjacent to each other. A job has a shape that
is a subgrid of the NoC topology, and it is described by the
size of the subgrid it requires (Fig. 2). Each PE may process

A. Simulation Process
A queue with jobs for processing is randomly generated
using discrete uniform distribution. The queue is processed
in FCFS fashion by JS. The simulation starts when JS takes
the first job from the queue for allocation. The scheduled
job is moved to a PA, where it is assigned to available PEs
according to allocation algorithm. We use the best allocation
techniques: IFF algorithm for 2D-Mesh [7] and BMAT
algorithm for 2D-Torus [8]. Once the PA finds available PEs
to accommodate the job, the PA sends an allocation message
to PEs to reserve them for the job. The jobs are allocated
in such a manner that they cannot overlap with each other.
If there is no free PEs, the PA waits until another job will
release some PEs. After a job is executed, PEs send a release
message to the PA, which updates the status of processors.
All messages in the system are sent by implemented NoC.
The one researched in this paper has the width of NoC
channels equal to 32 bits. Thus, one flit has a width of 32
bits and for simplicity we assumed that one packet contains
one flit. We assumed as well, that allocation and release
messages take one flit, e.g. if a job requires 6 processors, 6
flits have to be sent from a PA to all 4 PEs assigned to the job.

B. Mathematical Description
Indices:

Binary variables:
qbs = 1
rbs = 1
ybMvt = 1
xbvt = 1
i, j = 1, 2, ..., N
gvij = 1

3
2
Job b(2,3)
Fig. 2.

Mesh T(3,3)

A job b that contains 6 tasks and mesh T(3,3).

only one task in the same time so, for jobs containing more
than one task, more PEs are needed, e.g. for the job from Fig.
2, six adjacent PEs are needed and their shape must be as
illustrated in the figure. Once a job is allocated to PEs, it runs
until completion.

PEs
PA&JS
job to process
sizes of jobs
time slots

v, w = 1, 2, ..., V
M
b = 1, 2, ..., B
s = 1, 2, ..., S
t = 1, 2, ..., T

when job b has horizontal size s or less,
0 otherwise (binary)
when job b has vertical size s or less,
0 otherwise (binary)
when job b is sent from PA to PE v in
time slot t, 0 otherwise (binary)
when job b is computed at PE v in time
slot t
indices for position of PE
when PE v resides at position i, j
(i = horizontal, j=vertical) in mesh
or torus structure

Constants:
v ,w
Ebit

energy consumption to send one bit from v to w
word length
size of mesh/torus (horizontal/vertical)

W
X, Y

Criterion function:
M ,w
minimize F = 2W Σw Σb Σt ybMwt Ebit
Σs qbs Σs rbs
y
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Constraints:
All jobs have to be computed:

•

(1)
•

Each job is computed once:
b = 1, 2, ..., B

(2)

PEs do not exchange data packets between each other:
Σb Σv Σw Σt ybvwt = 0

v 6= w 6= M

(3)

Job is allocated to PE which is not occupied:
Σb xbvt = 1

t = 1, 2, ..., T ; v = 1, 2, ..., V

(4)

Mesh specific constraints:
Job is allocated to adjacent PEs, job must not overlap mesh:
Σv Σe Σf xbvt gv(i+e)(j+f ) = Σs qbs Σs rbs
1 ≤ t ≤ T, b = 1, 2, ..., B
0 ≤ e < Σs qbs , 0 ≤ f < Σs rbs
1 ≤ i < X − Σs qbs , 1 ≤ j < Y − Σs rbs

(5)

Torus specific constraints:
Job is allocated to adjacent PEs, job can overlap torus:
Σv Σe Σf xbvt gv[(i+e)%X(j+f )%Y = Σs qbs Σs rbs
1 ≤ t ≤ T, b = 1, 2, ..., B
0 ≤ e < Σs qbs , 0 ≤ f < Σs rbs
1 ≤ i ≤ X, 1 ≤ j ≤ Y

(6)

, where % symbol denotes modulo division.

In the presented problem, we evaluate energy consumed by
PA and JS, NoC, and PEs. Since PA and JS are implemented
in hardware, we can calculate the exact amount of energy
consumption per cycle. The PA and JS were synthesized using
Alteras Stratix III family device EP3SL150F780C2 in [7] and
energy was estimated in [15]. The energy consumed in a cycle
is expressed by formula:
1
[µJ]
Fmax

For 2D-Torus:
v,w
VC
EV C
Ebit
= 0.98(Nhops
+1)+0.23Nhops
+0.75Nhops, (9)

VC
, where Nhops
is the number of regular VCs traversed by a
EV C
packet between tile v and w, Nhops
is the number of EVCs
traversed by a packet between tile v and w, and Nhops is
the number of physical channels (number of EVCs + number
of VCs − 1) traversed by a packet between tile v and w.
The values 0.98 and 0.57 are obtained based on hardware
implementation of NoC on an FPGA device [15].
We consider the system built with Intel Core i5-660 processors having a 3.6 GHz clock. These units include two
physical cores inside. We treat one i5-660 chip as one PE.
According to Intel technical specifications [20] i5-660 has
Thermal Design Power (TDP) of 73 [W]. Computing power
expressed in GFLOPs equals to 29. We use TDP as the
operating power of cluster processors to give a good estimate
of energy consumption. We convert the TDP into energy
consumed in a cycle Ec according to formula:

EcP E = T DP

1
[µJ]
Fmax

(10)

, where Fmax is the maximum frequency of Intel Core i5-660
processor in [MHz].
D. Investigated Characteristic

C. Energy Model

EcP A,JS = P

For 2D-Mesh:
v,w
VC
EV C
Ebit
= 0.98(Nhops
+1)+0.23Nhops
+0.57Nhops, (8)

Σb Σv xbv = B

Σv xbv = 1

11

(7)

The PA and JS can be placed in any node of the NoC,
as shown in Fig. 3. In [7], [9], [15], [19], the behavior of

Fig. 3. 2D-Mesh CMP and different location of the PA: (a) h0, 0i; (b) h1, 1i;
(c) h2, 2i; (d) h2, 1i.

, where P is the average power dissipation and Fmax is the
average maximum frequency of fmax at 0 [◦ C] and 85 [◦ C]
in [MHz], [7], [19]. We investigate NoC architectures with:
1) 2D-Mesh and 2D-Torus topologies,
2) Virtual-Channel (VC) and Express Virtual-Channel
(EVC) flow controls,
3) Dimensional Order Routing with Load Balance
extension (DOR-LB) [7].

the CMPs was explored with the PA and JS located in the
node h0, 0i (Fig. 1 and 3a). In this work, we consider other
locations of the PA on the chip and we investigate which
location provides the best energy characteristic.

Each NoC node consists of a EVC router (R in Fig. 1),
A packet traversing from a node (tile) v to neighboring tile
w (it is one NoC channel or 1 hop) needs to be processed
by the EVC router where next destination node is selected,
and it needs to travers NoC Channel. The average energy
consumption in pJ for sending one bit of data from tile v
to tile w is expressed by:

A physical structure of the system is based on the concept
presented in Fig. 1. The logical scheme of the conducted
experiments is presented in Fig. 4. The problem parameters:
• P1 – horizontal size of the mesh/torus,
• P2 – vertical size of the mesh/torus,
• P3 – topology (2D-Mesh or 2D-Torus),
• P4 – flow control (VC or EVC),

III. E XPERIMENTATION S YSTEM
A. Structure of the System
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TABLE I
N O C E NERGY C ONSUMPTION IN [µJ], BASED ON L OCATION OF PA AND
JS: A ) 2D-M ESH , B ) 2D-T ORUS

9
7
5
2
0

21.19
18.70
17.68
19.03
21.56
0

17.48
15.00
14.08
15.34
17.84
3

15.68
13.33
12.35
13.59
16.30
7

16.94
14.57
13.59
14.84
17.58
10

21.94
19.72
18.52
20.07
22.25
14

16.06
14.97
13.96
15.16
16.27
10

16.07
15.08
14.27
15.41
16.23
14

(a)
9
7
5
2
0
Fig. 4.

16.24
15.07
14.02
15.41
16.18
0

16.00
14.92
13.94
15.33
16.22
3

15.82
14.80
13.79
14.97
16.04
7

Block-diagram of the simulated system as input-output system.

(b)
•

•

P5 – routing algorithm (DOR, Valiant, DOR-LB, ValiantLB or Adaptive),
P6 – locations of the PA (coordinates).

The output parameters are:
• E1 – virtual channel count,
• E2 – express virtual channel count,
• E3 – total virtual channel count,
• E4 – total express virtual channel count.
A detailed description of the output parameters can be found
in [9].
B. Experiments

Fig. 5.

Using the presented system, we conducted several experiments. We researched CMPs with mesh/torus sizes: 4×4, 5×4,
5 × 5, 6 × 6, 8 × 8, 10 × 10, and 15 × 10. We have employed
the best processor allocation algorithms for CMP, i.e. IFF for
2D-Mesh and BMAT for 2D-Torus. As a routing algorithm,
we used DOR-LB algorithm that is most energy efficient and
ensures very good load balance. In the experiments, for the
same queue with jobs, we were changing the location of the
tile with PA and JS.
Results for the largest examined mesh/torus (size 15 × 10)
with VC flow control are presented in Tables I and II. Meshes
and toruses with other considered sizes confirm the outcomes.
The EVC flow control in all cases improves energy characteristic, as it is reported in [9], [21]. For 15×10 CMP, we analyzed
scenarios where a tile with PA and JS is in location: h0, 0i;
h0, 2i; h0, 5i; h0, 7i; h0, 9i; h3, 0i; h3, 2i; h3, 5i; h3, 7i; h3, 9i;
h7, 0i; h7, 2i; h7, 5i; h7, 7i; h7, 9i; h10, 0i; h10, 2i; h10, 5i;
h10, 7i; h10, 9i; h14, 0i; h14, 2i; h14, 5i; h14, 7i; and h14, 9i.
Table I and Fig. 5 contain NoC energy consumption during
simulation.
As we can see, in both 2D-Mesh (Tab. Ia) and 2D-Torus
(Tab. Ib) CMPs, the lowest consumption of NoC energy is
reported, when PA and JS are located in tile h7, 5i. A general
observed trend is that the locations in the middle of the CMP
deliver higher energy savings in comparison to locations on

the edges. The worst situation is noticed when corners are
used as the location. The saving is especially visible in 2DMesh CMP, where by locating the PA and JS in the middle of
the grid, we can save up to 45% of NoC energy. In 2D-Torus
case, the saving is up to 16%. In the torus case, the saving is
lower due to wrap-around channels that ensure shorter paths
among tiles regardless the path traversed by a packet. Thus,
the torus CMP is NoC energy saver and the saving does not
depend so strongly on PA and JS location. The NoC energy
results also confirm the conclusions reported in [9], that in
general, 2D-Torus topology delivers better load balance and
energy characteristic.
Energy used by PA and JS during simulation, in terms of
their tile location on the chip, is shown in Table II and Fig.
6.
Table IIa contains results for 2D-Mesh while 2D-Torus is
covered in Table IIb. In both cases, the energy saving gained
due to adjusting PA and JS location is up to 1% only so, it
can be neglected. Slight differences among reported results are
caused by characteristics of allocation algorithm used. PA with
BMAT algorithm for 2D-Torus consumes almost 6 times more
energy than IFF technique for 2D-Mesh. The characteristic
was also observed and discussed in [9].

NoC energy consumption in [µJ], based on location of PA and JS.
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TABLE II
PA AND JS E NERGY C ONSUMPTION IN [µJ], BASED ON T HEIR L OCATION
IN CMP: A ) 2D-M ESH , B ) 2D-T ORUS

9
7
5
2
0

765.63
763.82
763.31
763.82
764.60
0

762.92
765.11
763.44
762.92
761.51
3

763.18
762.79
763.70
763.82
763.44
7

765.24
762.02
762.54
763.44
763.82
10

762.41
762.67
764.85
763.18
762.41
14

(a)
9
7
5
2
0

4555.00
4550.40
4546.56
4548.86
4542.73
0

4542.73
4550.40
4547.33
4541.96
4548.86
3

4545.78
4552.70
4548.86
4549.63
4548.86
7

4560.37
4547.33
4541.96
4546.56
4551.16
10

4547.33
4548.10
4555.77
4556.53
4541.20
14

energy. By placing the tile in the middle of a chip, we can
reduce the energy consumption by up to 16% (2D-Torus) and
45% (2D-Mesh). Moreover, by carefully placing the tile in a
2D-Mesh CMP, we can reduce NoC energy consumption by
11% in comparison to 2D-Torus. Thus, the 2D-Mesh driven
by DOR-LB routing algorithm, delivers the best processor
allocation solution for modern CMPs. The worst NoC energy
characteristic is observed, when the tile is placed in the corners
of a chip. It has been shown as well that location of the tile
has minor impact on energy consumed by PA and JS in both
the mesh and torus cases (we can save up to 1% only).
Finally, considering the total energy consumption (NoC, PA
and JS, and PEs), 2D-Mesh CMP with PA and JS located in the
middle of the chip delivers the best energy and load balance
characteristics.

(b)

Fig. 6.
CMP.
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